Abstract -This paper proposes an offset voltage control scheme for the modular multilevel converter (MMC) operated in nearest level control (NLC) to improve the total harmonic distortion (THD) of AC phase voltages. Through the offset voltage control, the magnitude of each AC pole voltage maintains constant value with N+1 level in the range of whole modulation index (MI). The validity of the proposed scheme was confirmed by computer simulations for the MMC with 22.9kV/25MVA and experimental works for the scaled MMC with 380V/10kVA. It was confirmed that the proposed control scheme can generate constant pole voltages regardless the value of MI, and form phase voltages with improved THD. 
I. INTRODUCTION
Modular multi-level converter (MMC) has flexibility to match the system operation voltage by increasing or decreasing the number of series connected sub-modules (SMs) [1] . Each of series connected SMs can be switched with low frequency to form the output voltage. So switching loss is relatively small. Also harmonic level of the output voltage is relatively low if the number of SMs is large enough. Therefore, MMC is known as the most suitable and efficient converter for the HVDC system connecting the offshore wind farm and the medium voltage direct current (MVDC) system [2] - [3] .
Since HVDC system is operated with DC voltage of 200-320kV, the number of SMs in MMC is about 150-300 for each arm. The modulation scheme to form the output voltage normally uses nearest level control (NLC) that generates stepped sinusoidal waveform. On the other hand, MVDC system is operated with DC voltage of 2.4-20kV. The number of SMs in MMC is about 10-50 for each arm. The modulation scheme to form the output voltage normally uses phase shift carrier PWM or NLC considering the switching loss and harmonic level [4] - [6] .
NLC is simple to implement and has small switching loss due to low switching frequency. However, the operation level of output voltage should be set by modulation index (MI). Total harmonic distortion (THD) is rather high when the operation level is low. Particularly MMC in MVDC can be more influenced due to the small number of SMs [7] - [8] . Fig. 1 shows a single phase configuration of MMC for (j=a, b, c). Each phase is composed of upper and lower arms and two arm reactors, in which N number of SMs is connected in series. In accordance with on/off operation of IGBT switches in the SM, a stepped voltage waveform appears at each arm and the output voltage of each phase can finally be generated by the voltages on upper and lower arm [9] - [10] .
II. MMC OPERATION CHARACTERISTICS
The structure of SM for MMC could be a half-bridge, full-bridge, clamped double bridge, three-level neutralpoint-clamped bridge, five-level cross-connected bridge, etc [11] - [12] . The SM with half-bridge is most commonly used in the commercial HVDC system, although other structures of SM have easy handling capability for the DC fault current. So, this paper only considered the SM with half-bridge structure. 
The currents through the upper-and lower-arm are defined by and , and the line current on each phase can be induced as equation (3) .
The common circulating current of upper-and lower-arm can be induced as equation (4).
The currents on the upper-and lower-arm are respectively expressed with equations (5) and (6), using the relationship of equations (3) and (4 By applying Kirchhoff's voltage law to the circuit in Fig.  1 , the terminal voltage can be represented by equations (7) and (8).
Equation (9) can be induced by relating equations (3), (7), and (8).
According to equation (9) 
The terminal voltage command on the upper-and lowerarm can be defined by the cosine function and MI, thereby being expressed as equations (11) and (12) .
Fig . 3 shows a block diagram for NLC and the number of SMs is decided by inputting the voltage command of upperand lower-arm and rounding off. This method does not support equal charging and discharging for each SM during one power cycle. So, voltage balancing algorithm for the SM capacitors is required [7] - [9] . The voltage level is an important factor in NLC because it influences the average switching time and the THD of output voltage.
Fourier series for the waveform shown in Fig. 2 can be expressed as the following equation.
Since the harmonic components only include the odd number of order. The root mean square (RMS) values for the fundamental component and the harmonic components can be expressed as the following equations.
THD of the output voltage is defined by the following equation.
III. PROPOSED MODULATION SCHEME Fig. 4 shows an equivalent circuit for the MMC operated in NLC. The most traditional scheme is to generate the pole voltage same as the phase voltage command which is called the sinusoidal modulation. In this case, the maximum phase voltage is limited to the half of the DC voltage. It can be linearly controlled until MI becomes 1, but it shows nonlinear output when MI is over 1. The space vector modulation was a typical scheme to improve the sinusoidal modulation with offset voltage control [13] - [14] . The pole voltage that is the sum of the phase voltage and the offset voltage can be decided by the switching status of SM on each phase of MMC.
To implement the space vector modulation, the absolute values of maximum and minimum pole voltage should be identically set as equation (17). In this way, the offset voltage is defined as equation (18) is a variable to make the pole voltage constant. It can be induced by using the maximum value equation of the pole voltage and can be divided into two regions by the value of MI.
At first, the value of α has been analyzed in the region of 1 ≤ MI ≤ 2/√3., where the pole voltage becomes smaller than the phase voltage due to the offset voltage. Fig. 5(a) shows the pole voltage, phase voltage, and offset voltage in this region where the phase voltage is larger than the pole voltage. 
The pole voltage has four cases according to its phase angle. Equations (23) ~ (26) represents the pole voltages at each section.
In order to obtain the maximum value of pole voltage, derivatives for the above equations have to be derived, which are expressed by equations (27) ~ (30).
Where, = tan √3 4 −
From the above equations, the phase angle of the pole voltage is calculated as equations (32) ~ (35).
The maximum value of pole voltage at and can be obtained from equations (33) and (34). The maximum value of pole voltage at this range is represented by equation (36) and can be derived by equation (37). 
In the second, the value of α has been analyzed in the region of 0 < MI < 1, where the pole voltage becomes larger than the phase voltage because of offset voltage. 
Where, sin(ωt ± δ) is equal to cos δ at ωt = π/2. From equation (31) (19) and (16) respectively. The reference of pole voltage is passed through the NLC algorithm to obtain the switching pulses. To verify the proposed scheme, simulation model has been implemented with PSCAD/EMTDC software. The circuit parameters for the simulation model are described in Table 1 . The proposed offset voltage control has been implemented using the C-code interface module. Fig. 8(a) shows that the phase voltage can be linearly generated at the MI > 1 by controlling the offset voltage. Also, Fig. 8(b) shows that the pole voltage is generated at the maximum value that is half of the DC voltage. So, the output voltage is generated with 13-level at the MI = 0.8 by controlling the offset voltage. 
VI. EXPERIMENTAL VERIFICATION
To verify the proposed scheme though experimental results, a scaled hardware was built in the lab whose circuit parameters are described in Table 2 . In the scaled hardware each phase has 24 SMs, which is 12 SMs for each upper and lower arm. In total 72 SMs are mounted in the rack for implementing 3-phase MMC. The controller consists of one master controller and six arm controllers which were developed by DSP boards based on TMS320F28335. All command signals are delivered down to arm controllers from the master controller. Fig. 12(b) shows the generated pole voltage which is accurately controlled in magnitude and phase. Fig. 12(c) shows the line current which changes with step manner according to the active-and reactive power change. Fig. 12(d) shows variations of the SM capacitor voltage when the active power is 8kW and the reactive power -6kVar. The SM capacitor voltage shows balanced although irregular ripples exist due to the sudden voltage change. The feasibility of the proposed scheme was analyzed with computer simulations for the 25MVA 20kV MMC with 12 SMs per each arm. Based on the simulation results, a scaled hardware with 10kVA 1000V rating was built in the lab and tested to confirm the feasibility of actual implementation. Experimental results also confirm that the proposed offset voltage control is very effective to reduce the THDs of the phase voltage in the whole range of MI. 
